arXiv (All)
open access
FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs
Achieving nanosecond-scale inference latency for deep neural networks (DNNs) has become a primary architectural concern for latency-critical applications. While Field-Programmable Gate Arrays (FPGAs) offer a promising substrate for low-latency inference, conventional FPGA accelerators remain arithme
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Accurate Estimation of Relative Energy Efficiencies of Fpga-Based Dnn Accelerators#615399
- DiffLUT-Net: Differentiable Training of FPGA LUT Networks with Learnable Connectivity#987019
- SpecReuse: Spectral Graph Reuse for Efficient Vision GNN Inference on FPGAs#1011443
- SpecReuse: Spectral Graph Reuse for Efficient Vision GNN Inference on FPGAs#965393
- Introduction to hardware accelerator systems for artificial intelligence and machine learning#10760
Record · ID 1011159
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive