arXiv (All)
open access
Performance of the spin qubit shuttling architecture for a surface code implementation
Qubit shuttling promises to advance some quantum computing platforms to the qubit register sizes needed for effective quantum error correction (QEC), but also introduces additional errors whose impact must be evaluated. The established method to investigate the performance of QEC codes in a realisti
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Data and Code for "Scalable quantum error correction tailored for a heavy-hex qubit array"#246377
- Erasure conversion for singlet-triplet spin qubits enables high-performance shuttling-based quantum error correction#1129157
- TIDE: An FPGA quantum-control processor for deterministic adaptive execution with guarded runtime program revision#612596
- TIDE: An FPGA quantum-control processor for deterministic adaptive execution with guarded runtime program revision#611119
- Statevector-to-Hardware Reconstruction of a Four-Qubit ZZ Quantum Kernel: A Single-Backend Case Study of Three Execution Jobs#998308
Record · ID 1034645
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive