arXiv (All)
open access
VeriBugBench: An Empirically Grounded Framework for Constructing Verilog RTL Debugging Benchmarks
RTL source-level debugging research requires benchmark artifacts that provide faulty designs together with precise change locations, executable test stimuli, and reproducible configurations. Available Verilog resources usually provide only a subset of these elements. We present VeriBugBench, a frame
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- VeriBugBench: An Empirically Grounded Framework for Constructing Verilog RTL Debugging Benchmarks#965479
- ParityFuzz: Finding Inconsistencies across Solidity Compilers via Fine-Grained Mutation and Differential Analysis#175346
- AI-Powered Debugging: Exploring Machine Learning Techniques for Identifying and Resolving Software Errors#70785
- Demystifying the Silence of Correctness Bugs in PyTorch Compiler#6036
- CCL-Bench 1.0: A Trace-Based Benchmark for LLM Infrastructure#168235
Record · ID 1035618
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive