arXiv (All)
open access
VSpector: Specification-Driven Bug Detection for RISC-V CPUs
Detecting RTL design bugs in open-source RISC-V CPU implementations is critical for ensuring system reliability. Traditional detection approaches inherently rely on predefined artifacts. In this paper, we leverage the official,natural-language RISC-V specifications as an effective information source
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- VSpector: Specification-Driven Bug Detection for RISC-V CPUs#1028773
- Small Yet Configurable: Unveiling Null Variability in Software#31337
- Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors#175193
- JustFit: 200K-Token LLM Serving on a 24 GiB Laptop with Just-in-Time State Management#919429
- Kops: Safely Extending the eBPF Compilation Pipeline with Native Operations#303156
Record · ID 1049256
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive