arXiv (All)
open access
Hardware Decoders for Polar Codes: An Overview
Polar codes are an exciting new class of error correcting codes that achieve the symmetric capacity of memoryless channels. Many decoding algorithms were developed and implemented, addressing various application requirements: from error-correction performance rivaling that of LDPC codes to very high
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Multi-mode Unrolled Architectures for Polar Decoders#1061533
- Unrolled and Pipelined Decoders based on Look-Up Tables for Polar Codes#1061564
- LDPC Fractus Codes: Sparse Codes with Recursive Structure#1131091
- Dual-Probability-Frequency Fast Successive Cancellation (DPF-FSC) decoding of non-binary polar code#121901
- PolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar Codes#1061544
Record · ID 1061538
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive