arXiv (All)
open access
xTier: Intelligent Tiering for CXL-Enabled Memory
CXL-enabled memory expands server memory capacity, but introduces a page-placement problem: the operating system must decide which pages should reside in DRAM and which should reside on slower CXL memory. Existing systems make this tradeoff in one of two ways. Userspace controllers support flexible
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- xTier: Intelligent Tiering for CXL-Enabled Memory#1108866
- ITME: Inference Tiered Memory Expansion with Disaggregated CXL-Hybrid Memories#271804
- Constrained codes that enhance the reliability of resistive random-access memories#671565
- MixFormer: Linear Transformer with Mixture of Memory Experts#441822
- Investigating Memory in Model-Free RL with POPGym Arcade#677360
Record · ID 1063477
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive