arXiv (All)
open access
Compiler and Hardware Co-Design for Accelerator Architectures
Heterogeneous accelerator architectures offer an efficient path to performance for compute-intensive workloads. However, full-stack integration remains difficult. We present EAAC (Extensible Accelerator Architecture), a flexible and extensible compiler and hardware architecture designed to lower the
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs#5935
- Optimizing ML Workload Partitioning between CPUs and CIM Accelerators for Heterogeneous Computing#343422
- AI Hardware Accelerators for Large Language Models: Architectures and the Memory Wall#784815
- AI Hardware Accelerators for Large Language Models: Architectures and the Memory Wall#783225
- UPC++: A High-Performance Communication Framework for Asynchronous Computation#814595
Record · ID 1078170
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive