arXiv (All)
open access
Packet iSlip
This paper examines input/output buffered crossbar switches under combined packet and cell data. Our switch architecture uses input buffering with Virtual Output Queues to avoid Head of Line Blocking. The switch fabric is a crossbar with no speedup. We use a modified iSlip [McKeown] crossbar schedul
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Packet iSlip#1108683
- Dynamic Link Exchange Protocol (DLEP) Traffic Classification Data Item#132398
- Algorithmic TCAMs: Implementing Packet Classification Algorithms in Hardware#247075
- Bits of Internet traffic control#445147
- Rethinking Full Packet Capture: Evaluating IDS-Triggered PCAPWhitepaperCyber Defense28 Sep 2026Zachary Gaster#1121613
Record · ID 1105519
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive