arXiv (OAI Expanded)
open access
FSNIC: A Low-Latency Flow-Based Intrusion Detection Architecture for FPGA SmartNICs
Modern data centres require high-performance networking alongside effective real-time security. Traditional Intrusion Detection Systems (IDS) commonly rely on general-purpose processors and often struggle to inspect high-speed traffic at line rate without introducing latency or performance bottlenec
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- A High-Throughput FPGA Architecture for Real-Time TCP-SYN Scan Detection#1083521
- Hardware/Software Codesign of Real-Time Intrusion Detection System for Internet of Things Devices#1039075
- Adapting AlphaEvolve to Optimize Fully Homomorphic Encryption on TPUs#187242
- Host Identity Protocol (HIP) Architecture#500659
- Beyond Locks and Thread IDs: Static Data Race Detection Off The Beaten Path (Extended Version)#627765
Record · ID 1110726
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive