HAL (France)open access
ProCon-V: A Programmable Tightly Coupled Convolution Accelerator Based on RISC-V Custom Instructions for Edge Devices
Neural networks accelerators, ISA extension, CNN, 0, FPGA, RISC-V, Edge computing
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗
Record · ID 1120651
Retrieved via
Conceptio — every document is proof-bundled with source, license, and retrieval metadata.