arXiv (OAI Expanded)
open access
A 420 GOPS/W CGRA with a Configurable MAC and Dynamic Truncation
Edge devices demand for highly efficient yet flexible processing capability to handle dynamic real-time workloads. Coarse grain reconfigurable architecture (CGRA) emerges as a suitable accelerator candidate in edge devices, because they are as flexible as general purpose processors and offer high ef
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- 7 CFR Part 802 — Official Performance and Procedural Requirements for Grain Weighing Equipment and Related Grain Handling Systems#504487
- Rigel: Reverse-Engineering the Metal 4.1 Tensor Compute Path on the Apple M4 Max GPU#271799
- Optimizing ML Workload Partitioning between CPUs and CIM Accelerators for Heterogeneous Computing#343422
- Schedules Are Solvable Symbols: Tuning-Free Compilation of Tile Programs on Dataflow Architectures#1077148
- Accelerators for mu- production#303975
Record · ID 1122622
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive