arXiv (All)
open access
CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs
Mapping neural networks to FPGAs enables low-latency, energy-efficient inference, particularly for lookup table (LUT)-based models that eliminate multipliers and map directly to reconfigurable fabric. While prior work achieves high compute efficiency, it typically assumes full-sample availability, c
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Mira: Memory-Efficient MoE Inference Using Adaptive Caching and Predictive Expert Staging#1142386
- Mira: Memory-Efficient MoE Inference Using Adaptive Caching and Predictive Expert Staging#1122291
- PipeMax: Enhancing Offline LLM Inference on Commodity GPU Servers#155244
- Inference Pipelines as Operating-System Objects: Priority Scheduling and Constant-Footprint Streaming for Microcontroller Neural Inference#366350
- LiveMem: Maintaining Memory State Continuity in Long-Running LLM Inference#423964
Record · ID 1129348
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive