arXiv (All)
open access
Validity-Preserving Hierarchical RL for Joint Routing and Switch Placement in EDA
Routing and switch placement are fundamental combinatorial optimization problems in chip design, requiring the joint optimization of routing topology and physical placement under strict structural, geometric and logical constraints. Existing approaches typically rely on carefully engineered heuristi
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Analysis of Inter-Domain Routing Requirements and History#213381
- Recap on vertical interoperability under the DMA#322210
- Arch-Router: Aligning LLM Routing with Human Preferences#372090
- DSSA: DIRECT SIMPLIFIED SYMBOLIC ANALYSIS USING METAHEURISTIC-DRIVEN CIRCUIT MODELLING#646234
- A hybrid constraint programming and cross-entropy approach for balancing U-Shaped disassembly line with flexible workstations and spatial constraints#384861
Record · ID 1144916
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive