Accurate closed-form delay formulas for interconnected CMOS gates based on first-order thresholded hybrid systems

Dynamic digital timing analysis is a less accurate but fast alternative to highly accurate but slow analog simulations of digital circuits. It relies on gate delay models, which allow the determination of input-to-output delays of a gate on a per-transition basis. Accurate delay models for multi-inp