arXiv (All)
open access
Design Space Exploration of Backside Clock Meshes for 2 nm GAAFET BSPDN Technology
Clock meshes are used in high-performance VLSI designs to minimize skew and tolerate on-chip variation, but they spend scarce routing resources on premium metal layers. Backside power delivery creates a new option: it adds thick, low-resistance metal layers on the back of the wafer, and the power gr
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Thermodynamic and electronic properties of rutile Sn1−x Gex O2 alloys from first principles#308593
- Thickness-Dependent Performance of Undoped Polycrystalline CdSeTe-Only Solar Cells: n-type Behavior and Hole Diffusion Length From Modeling#1054674
- Energetic comparison of exciton gas versus electron-hole plasma in a bilayer two-dimensional electron-hole system#1354766
- Static Context Header Compression (SCHC) over Sigfox Low-Power Wide Area Network (LPWAN)#502743
- Reversible transformations between the non-porous phases of a flexible coordination network enabled by transient porosity#201230
Record · ID 1186715
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive