arXiv (All)
open access
A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
Time-domain nonvolatile in-memory computing (TD-nvIMC) offers a promising pathway to reduce data movement and improve energy efficiency by encoding computation in delay rather than voltage or current. This work presents a fully integrated and reconfigurable TD-nvIMC macro, fabricated in 28 nm CMOS,
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Optical Voltage Profiling of 2D Semiconductors via Proximal Exciton Sensing#821984
- Electro-Thermal Origins of Enhanced Performance and Scalability in Disc-Type Phase-Change Memory#1116985
- Strain-Driven Dewetting and Interdiffusion in SiGe Thin Films on SOI for CMOS-Compatible Nanostructures#8104
- Precision timekeeping with atomic clocks: evolution and future directions.#284985
- Vmin Prediction for Negative Capacitance MOSFET based SRAM#329986
Record · ID 1201875
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive