arXiv CS
open access
Accelerating HQC for Post-Quantum TLS 1.3 on x86 IoT Gateways
Post-quantum TLS at an IoT gateway must protect many device connections without large increases in handshake delay, CPU cost, or network traffic. HQC provides code-based diversity beyond ML-KEM, but its computation and ciphertext sizes can increase these costs. We optimize HQC for x86 processors wit
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Accelerating HQC for Post-Quantum TLS 1.3 on x86 IoT Gateways#1248034
- The 1-Bit Barrier is Universal: k-Stage Pipeline Composition and Unified Leakage Bounds for Standard Modular Reductions in PQC Hardware#157317
- Post-Quantum Session Establishment for Matter over Thread: Message Size, Transport, and Protocol Options#1297378
- Post-Quantum Session Establishment for Matter over Thread: Message Size, Transport, and Protocol Options#1291738
- Quantum Workload Privacy Beyond Data Confidentiality#924218
Record · ID 1242711
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive