arXiv (All)
open access
CacheFlex: Direct Software-Managed Access to Higher-Level Cache for Scalable Vector Support
Wider vector/SIMD lanes multiply compute throughput, but cache improvements remain challenging. We identify L1 data cache capacity as the most impactful parameter for performance and efficiency. L1 capacity is constrained by pipeline coupling and latency requirements; private L2 offers an order of m
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- DMA-Latte: Expanding the Reach of DMA Offloads to Latency-bound ML Communication#1110136
- ORCHA: A Performance Portability System for Extreme Heterogeneity#996867
- Pools: a More Efficient Way to Support Spacecraft Operations#1078872
- PReCache: Efficient KV Cache Sharing for Multi-LoRA Agents via Low-Rank Precomputation and Neutral Reconstruction#1119127
- Tangram: Unlocking Non-Uniform KV Cache for Efficient Multi-turn LLM Serving#259491
Record · ID 1297292
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive