arXiv (All)
open access
A Simplified Layout Algebra for GPU Kernels
The layout algebra behind NVIDIA's CuTe library describes how tensor tiles map onto threads and memory. A layout is a shape with a stride for each entry, so a coordinate's address is the sum of its indices times their strides. As formalized by Shah and by Cecka, its central operations (e.g., composi
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- GLASS: Architecture-Tuned, Composable, Device-Side Linear Algebra for Edge Robotics and Beyond#1064723
- SVRF: Efficient Register Storage for Long-Vector Architectures#1216453
- Lattice in Line: Optimized DMRG ordering for complex lattice geometries#1051877
- Unleashing the Power of Equality Saturation for Tensor Program Superoptimization#1000287
- Parallel Sparse Outputs for Tensor Compilers#1345131
Record · ID 1298175
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive