HAL (France)
open access
Higher-level synthesis methodology for heterogeneous software and hardware architectures
Modern computing increasingly relies on heterogeneous architectures, including CPUs, GPUs, and reconfigurable hardware such as FPGAs. While High-Level Synthesis (HLS) enables hardware generation from software, existing toolchains often rely on rigid front-ends, limiting flexibility and expressivity.
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Parametrized Exact Hardware-Software Partitioning#1218437
- CPUBone: Efficient Vision Backbone Design for Devices with Low Parallelization Capabilities#971779
- Big Questions on Software Architecture: Report of the ICSE 2026 BoF on Software Architecture#927515
- Coco: An Agentic Copilot for the Hardware--Software Co-Design Lifecycle#1186690
- FreeSBee: A Constant-Time Compilation Pipeline#1355104
Record · ID 1312755
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive