arXiv (All)
open access
TALU: A Reconfigurable Tiled-ALU Grid for RISC-V
Lane-based RISC-V vector processors exploit data parallelism well but pay a recurring cost for two common patterns: reductions, which require a separate tree pass, and deep dependent expression chains, which cannot be fused and are issued as serial vector instructions. We present TALU, a 5-stage RIS
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- FastPair: GPU-Optimized String Decoding#1084928
- FastPair: GPU-Optimized String Decoding#919348
- Entwine: Coordinating Tiled Computation and Fine-Grained Communication across GPUs#673468
- ScalaAFA: Constructing User-Space All-Flash Array Engine with Holistic Designs#436427
- PENDA: An Efficient Processing Element via Norm-of-Difference for Deep Learning Accelerators#985779
Record · ID 1345100
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive