arXiv (All)
open access
VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
Large language models (LLMs) have demonstrated remarkable capabilities in generating Verilog code from natural language descriptions. However, Verilog code inherently encodes the structural characteristics of hardware circuits, including data path organization and interconnections among components.
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Compositional Machine Design as Program Synthesis with LLMs#820267
- Multi-LLM Orchestration for High-Quality Code Generation: Exploiting Complementary Model Strengths#1355937
- Requirements-Augmented Generation for Trustworthy Acceptance Testing of LLM-Based Software#451358
- LLM-Based Test Generation: Information Sources, Generation Strategies, and Quality Evidence#1200652
- Clarity Is Not Assumed: Understanding LLM-Based Code Generation under Ambiguous Requirements#1012197
Record · ID 1388305
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive