arXiv (All)
open access
Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
As IoT and edge inference proliferate, there is a growing need for lookup-table (LUT)-based multipliers that combine a low LUT count with a high maximum operating frequency. This paper proposes a hardware-efficient exact unsigned 4 x 4-bit multiplier for AMD Xilinx 7-series FPGAs. By reorganizing th
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- A Standalone FPGA-based Miner for Lyra2REv2 Cryptocurrencies#1061548
- CPUBone: Efficient Vision Backbone Design for Devices with Low Parallelization Capabilities#971779
- A Lyra2 FPGA Core for Lyra2REv2-Based Cryptocurrencies#1061547
- Binary decision diagrams on modern hardware#384940
- ALT4Decompile: Inferring C-aligned Abstract Loop Tree for LLM-Based Binary Decompilation#670381
Record · ID 1389129
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive