arXiv (All)
open access
SpikeDuet: CPU-Accelerator Co-Execution of Sparse SNNs on Commodity MCUs
Spiking neural networks (SNNs) expose sparse event activity, but commodity microcontrollers increasingly pair general-purpose processors with dense matrix-vector accelerators whose suitability for sparse inference is unclear. We investigate whether the on-chip Matrix Vector Processor (MVP) of the EF
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Beyond Masked Sparsity: SNACK Enables Truly Sparse Neural Networks on GPU#1199367
- Beyond Masked Sparsity: SNACK Enables Truly Sparse Neural Networks on GPU#1194411
- Non-uniform Memory Partitioning For Low-Power Spiking Neural Networks#799645
- How Optimality Structures Sparse Dictionaries: Theory for Interpreting SAE Representations#1141558
- Persistent Sparse Autoencoders: Learning Feature-Specific Timescales in Language Model Representations#924115
Record · ID 1389623
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive