arXiv (All)
open access
LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
Long-run RTL simulation of CPU candidates can take hours, while short diagnostic runs may miss performance degradation that emerges later in execution. This evaluation cost can delay design decisions in LLM-agent-based CPU development. We present a development environment in which LLM agents impleme
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- HighTide: An Agent-Curated Open-Source VLSI Benchmark Suite#259576
- AgRefactor: Self-Evolving Agentic Workflow for HLS Compatibility and Performance#652372
- AgRefactor: Self-Evolving Agentic Workflow for HLS Compatibility and Performance#650919
- TPCS: A Cycle-Level Simulation Paradigm with Native Execution Semantics for RTL Modeling and Generation#1297419
- FinCUABuild: Can Agents Build Reliable Benchmarks for Dynamic Financial Computer Use?#984514
Record · ID 1490965
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive