HAL (France)open access
Mechanized semantics for circuits : from dataflow to hardware
High-Level Synthesis, 1, Formal Verification, 0, Vérification formelle, Calcul par flots de données, Synthèse de haut-Niveau, Dataflow Computation
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗
Record · ID 254012
Retrieved via
Conceptio — every document is proof-bundled with source, license, and retrieval metadata.