Digitalcommons Usumetadata only
Modular Verification for Network-On-Chip Designs Using Probabilistic Verification and Assume-Guarantee Reasoning
probabilistic verification, network-on-chip, dafny, hardware verification, power supply noise, deductive verification, computer engineering, engineering
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗Related documents
Record · ID 259735
Retrieved via
Conceptio — every document is proof-bundled with source, license, and retrieval metadata.