Lund University Publicationsmetadata only
Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain
electrical engineering, electronic engineering, information engineering, cmos, sub-threshold, 65 nm, sub-vt, chain, low power, ultra low energy
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗Related documents
Record · ID 288444
Conceptio Open Knowledge Archive — every document is proof-bundled with source, license, and retrieval metadata.