Lund University Publications
metadata only
Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Programmable CMOS DAC Operating in Cryogenic Environments for Controlling Superconducting Qubits#997815
- Ultralow-Energy Analog Reservoir Computing via Reconfigurable 2-Transistor Memory.#1147162
- Design and Implementation of a 0.2-V VCO-Based ADC for High-Sensitivity CDMS Instrumentation#300552
- Simulation-Efficient Analog Circuit Yield Optimization via Monte Carlo Zeroth-Order Gradient Estimation#1105237
- Optimum filter synthesis with DPLMS method for energy reconstruction#923130
Record · ID 288444
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive