IRIS
metadata only
Evaluating Performance in On-Chip Networks with Network Calculus
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Network Optimization#67091
- Systems Optimization#67226
- Throughput-Optimized Networks at Scale#238555
- Hardware Design and Security in the Era of Chiplets and LLMs#429254
- System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors#1107282
Record · ID 312165
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive