Closing the Gap between FPGA and ASIC : Balancing Flexibility and Efficiency

Name: Closing the Gap between FPGA and ASIC : Balancing Flexibility and Efficiency
License: Open Access

Parandeh Afshar, Hadi

DataCite · Datasets · License: Open Access

fpga, efficiency gap, asic, fpga logic block, fpga mapping algorithm, logic chains, carry chains, and-inverter graph

This document is indexed with metadata only — full text is not available in the archive for this record. Open the official source ↗

Record · ID 320054
Retrieved via Conceptio — every document is proof-bundled with source, license, and retrieval metadata.