HAL (France)open access
Fault-tolerant hardware architectures for artificial intelligence algorithms
Protection matérielle, Faults, Fautes, 1, FPGA, Tmr, 0, Hardware-Level protection
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗
Record · ID 337572
Retrieved via
Conceptio — every document is proof-bundled with source, license, and retrieval metadata.