HAL (France)
open access
End-to-End Analog Edge AI Architecture For Scalable Energy-Efficient On-Chip Learning
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs#5935
- Bridging the Gap between MAC Optimization and Energy Efficiency in GPU-Powered Edge AI#142495
- Code for Energy Use of AI Inference, Efficiency Pathways, and Test-Time Scaling#13261
- Code for Energy Use of AI Inference, Efficiency Pathways, and Test-Time Scaling#13260
- Energy-Latency Trade-offs in O-RAN with Distributed Baseband Processing and AI Inference#423888
Record · ID 337692
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive