RUcore, Rutgers University Community Repositorymetadata only
A cache-coherent attestation controller for runtime memory integrity verification
computer engineering, electrical engineering, cache coherence, fpga, hardware security, memory integrity, risc-v, runtime attestation
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗
Record · ID 358998
Retrieved via
Conceptio — every document is proof-bundled with source, license, and retrieval metadata.