Porting and Benchmarking Chapel on Emerging RISC-V Hardware: an HPC Viability Study

[2608.14799] Porting and Benchmarking Chapel on Emerging RISC-V Hardware: an HPC Viability Study Skip to main content Search Submit Donate Log in Search arXiv Press Enter to search · Advanced search Computer Science > Distributed, Parallel, and Cluster Computing arXiv:2608.14799 (cs) [Submitted on 14 Aug 2026] Title: Porting and Benchmarking Chapel on Emerging RISC-V Hardware: an HPC Viability Study Authors: Ian Henriksen , Chris Taylor , Patrick Diehl , Jade Abraham , Palmer Cox , Bradford L. Chamberlain , Stephen L. Olivier View a PDF of the paper titled Porting and Benchmarking Chapel on Emerging RISC-V Hardware: an HPC Viability Study, by Ian Henriksen and 6 other authors View PDF HTML (experimental) Abstract: The Chapel programming language recently added support for the RISC-V architecture. Here we discuss what changes were needed for Chapel to work on RISC-V as well as lessons learned from the porting process. We use some of Chapel's extensive benchmark suite to gain further insight into the suitability of the RISC-V architecture for future HPC use. We compare performance on SiFive P550 and Unmatched boards and a Sophon SG2042 with a variety of other recent HPC CPU platforms. Various portability and performance anomalies arose on different architectures and will be discussed. While the RISC-V machines represent smaller preliminary offerings and not HPC-class hardware, these results still provide hope that RISC-V hardware can become viable for HPC in the near future. Subjects: Distributed, Parallel, and Cluster Computing (cs.DC) ; Emerging Technologies (cs.ET) Cite as: arXiv:2608.14799 [cs.DC] (or arXiv:2608.14799v1 [cs.DC] for this version) https://doi.org/10.48550/arXiv.2608.14799 Focus to learn more arXiv-issued DOI via DataCite Submission history From: Ian Henriksen [ view email ] [v1] Fri, 14 Aug 2026 18:11:12 UTC (336 KB) Full-text links: Access Paper: View a PDF of the paper titled Porting and Benchmarking Chapel on Emerging RISC-V Hardware: an HPC Viability Study, by Ian Henriksen and 6 other authors View PDF HTML (experimental) TeX Source view license Current browse context: cs.DC < prev | next > new | recent | 2026-08 Change to browse by: cs cs.ET References & Citations NASA ADS Google Scholar Semantic Scholar export BibTeX citation Loading... BibTeX formatted citation × loading... Data provided by: Bookmark Bibliographic Tools Bibliographic and Citation Tools Bibliographic Explorer Toggle Bibliographic Explorer ( What is the Explorer? ) Connected Papers Toggle Connected Papers ( What is Connected Papers? ) Litmaps Toggle Litmaps ( What is Litmaps? ) scite.ai Toggle scite Smart Citations ( What are Smart Citations? ) Code, Data, Media Code, Data and Media Associated with this Article alphaXiv Toggle alphaXiv ( What is alphaXiv? ) Links to Code Toggle CatalyzeX Code Finder for Papers ( What is CatalyzeX? ) DagsHub Toggle DagsHub ( What is DagsHub? ) GotitPub Toggle Gotit.pub ( What is GotitPub? ) Huggingface Toggle Hugging Face ( What is Huggingface? ) ScienceCast Toggle ScienceCast ( What is ScienceCast? ) Demos Demos Replicate Toggle Replicate ( What is Replicate? ) Spaces Toggle Hugging Face Spaces ( What is Spaces? ) Spaces Toggle TXYZ.AI ( What is TXYZ.AI? ) Related Papers Recommenders and Search Tools Link to Influence Flower Influence Flower ( What are Influence Flowers? ) Core recommender toggle CORE Recommender ( What is CORE? ) Author Venue Institution Topic About arXivLabs arXivLabs: experimental projects with community collaborators arXivLabs is a framework that allows collaborators to develop and share new arXiv features directly on our website. Both individuals and organizations that work with arXivLabs have embraced and accepted our values of openness, community, excellence, and user data privacy. arXiv is committed to these values and only works with partners that adhere to them. Have an idea for a project that will add value for arXiv's community? Learn more about arXivLabs . Which authors of this paper are endorsers? | Disable MathJax ( What is MathJax? ) We gratefully acknowledge support from our major funders , member institutions , , and all contributors. About · Help · Contact · Subscribe · Copyright · Privacy · Accessibility · Operational Status (opens in new tab) Major funding support from

Related documents

• Porting and Benchmarking Chapel on Emerging RISC-V Hardware: an HPC Viability Study#459637
• Loom: Full-Stack Compilation and Automated Exploration of Heterogeneous Multi-Core Spatial Accelerator Systems#651634
• RISC-V and machine learning: a survey#1034477
• RISC-V and machine learning: a survey#978423
• Schedules Are Solvable Symbols: Tuning-Free Compilation of Tile Programs on Dataflow Architectures#1077148