ConceptioArchiveEscholarship
Escholarshipmetadata only

Thread-level parallelization and optimization of NWChem for the Intel MIC architecture

Shan, Hongzhang et al.
Escholarship · Other
Open Source ↗
33 built environment and design (for-2020), 40 engineering (for-2020), 4008 electrical engineering (for-2020), 3301 architecture (for-2020)
This document is indexed with metadata only — full text is not available in the archive for this record. Open the official source ↗

Related documents

Record · ID 611991
Retrieved via Conceptio — every document is proof-bundled with source, license, and retrieval metadata.