ConceptioArchivearXiv (OAI Expanded)
arXiv (OAI Expanded)open access

ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation

Tan, Yan et al.
arXiv (OAI Expanded) · Papers · License: Open Access
Open Source ↗Direct PDF ↓
hardware architecture, programming languages
This document is indexed with metadata only — full text is not available in the archive for this record. Open the official source ↗
Record · ID 614130
Retrieved via Conceptio — every document is proof-bundled with source, license, and retrieval metadata.