Conceptio › Archive › Arxiv All
Arxiv Allmetadata only

ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation

Tan, Yan et al. · 2026
Arxiv All · Other · 2026
Open Source ↗Direct PDF ↓
hardware architecture, programming languages
This document is indexed with metadata only — full text is not available in the archive for this record. Open the official source ↗
Record · ID 615097
Conceptio Open Knowledge Archive — every document is proof-bundled with source, license, and retrieval metadata.