BYU ScholarsArchive
metadata only
Hardware Synthesis of Synchronous Data Flow Models
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Schedules Are Solvable Symbols: Tuning-Free Compilation of Tile Programs on Dataflow Architectures#1077148
- Data Architectures and their Technical Requirements (DATER)#267755
- Entwine: Coordinating Tiled Computation and Fine-Grained Communication across GPUs#673468
- FLARE: A Dataflow-Aware and Scalable Hardware Architecture for Neural-Hybrid Scientific Lossy Compression#974205
- CAT-Flow: Curvature-Adaptive sTeps for Flow Matching#822175
Record · ID 640219
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive