S-Space: Seoul National Universitymetadata only
A Low-Jitter Fractional-N Sampling PLL With Voltage-Domain Quantization-Error Cancellation Using a Nonlinearity-Replication Technique
ultra-low-jitter, slope, digital phase-locked loop (dpll), fractional spurs, digital phase-locked loop (dpll), fractional-n, fractional spurs, frequency synthesizer
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗
Record · ID 672686
Retrieved via
Conceptio — every document is proof-bundled with source, license, and retrieval metadata.