S-Space: Seoul National University
metadata only
A Low-Jitter Fractional-N Sampling PLL With Voltage-Domain Quantization-Error Cancellation Using a Nonlinearity-Replication Technique
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- FPGA realization of fractional-order chaotic oscillators using ABM and EFORK methods.#327127
- Stability Regions and Bifurcations for Higher-Order Fractional Difference Equations#652240
- Stability Regions and Bifurcations for Higher-Order Fractional Difference Equations#650787
- Efficient Record-and-Replay Arithmetic for Quantum Elliptic-Curve Point Addition#1076538
- Leveraging SIMD for Accelerating Large-number Arithmetic#126482
Record · ID 672686
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive