J-STAGE (Japan)
open access
An empirical validation of power-performance scaling: DVFS vs. multi-core scaling in big.LITTLE processor
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Rolling Round-Robin Rate: Standard Heterogeneous Throughput for SPEC CPU#1077608
- Empirical Foundations for Energy-Efficient Distributed Streaming Infrastructure#370874
- Efficiency, Elasticity, and Disruption: A Mechanistic Framework for Socio-Technical System Transitions#1148595
- Efficiency, Elasticity, and Disruption: A Mechanistic Framework for Socio-Technical System Transitions#1148284
- Why polynomial time is called "efficient"?#796598
Record · ID 69462
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive