arXiv (All)
open access
Great Expectations: Benchmarking the Real-World Performance of RVV 1.0 in HPC
Following the ratification of the RISC-V Vector Extension (RVV 1.0), new commercially available silicon has been adopting the extension. This paper revisits the question of RISC-V viability for High-Performance-Computing (HPC) by benchmarking the latest RVV 1.0-capable hardware (SiFive X280 (Tenstor
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Great Expectations: Benchmarking the Real-World Performance of RVV 1.0 in HPC#783267
- Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors#175193
- RISC-V and machine learning: a survey#1034477
- RISC-V and machine learning: a survey#978423
- Rethinking Sparse Formats for RISC-V: A Hierarchical Approach to High-Performance SpMV#673470
Record · ID 784857
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive