arXiv (All)
open access
Para-Pipe: Exploiting Hierarchical Operator Parallelism of ML Computational Graphs on SoCs
As edge-based deep learning applications become more complex, optimizing performance on heterogeneous System-on-Chips (SoCs) presents unique challenges. Traditional pipelining techniques distributing the computation across different on-chip processing units, while effective for throughput, do not ad
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Fengshui: Demystifying Chiplet Ecosystem and Bespoke Neural Network Accelerator Codesign#998542
- PENDA: An Efficient Processing Element via Norm-of-Difference for Deep Learning Accelerators#985779
- VirnyFlow: Optimizing ML Pipelines for Accuracy, Fairness, and Stability at Scale#609789
- Mixture-of-Kittens: MoE Megakernel for NVL72s#1130912
- Mixture-of-Kittens: MoE Megakernel for NVL72s#1122270
Record · ID 927034
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive