Repositório PUCRS
metadata only
Soft error mitigation in asynchronous networks on chip
In advanced deep submicron technologies, the aggressive scaling of the clock to increasingly higher frequencies has now terminated. At the circuit top level, global clocking is not feasible anymore, which has led to the popularization of the Globally Asynchronous Locally Synchronous paradigm for con
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Hardware-conscious Software Training for Deep Neural Network Inference Accelerator Chips to Recover Accuracy Degradation due to Hardware Variabilities#927559
- FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA Designs#190632
- Deep-submicron embedded processor architectures for high-performance, low-cost and low-power#456709
- MegaFlux: Skew-Resilient MoE Megakernels via Pipelined Expert Replication#1160985
- MegaFlux: Skew-Resilient MoE Megakernels via Pipelined Expert Replication#1155606
Record · ID 946366
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive