Repositório PUCRS
metadata only
Projeto e prototipação de interfaces e redes intrachip não-síncronas em FGPAs
The evolution of deep submicron technologies allows the development of increasingly complex Systems on a Chip. However, this evolution is rendering less viable some well-established design practices. Examples of these are the use of multipoint communication architectures (e. g. busses) and designing
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Développement d'une filière technologique HBT-InP sur Silicium pour des applications de PA sub-THz dans les communications sans fils 6G#213251
- Synchronous Optical Network/Synchronous Digital Hierarchy (SONET/SDH) Circuit Emulation over Packet (CEP)#500841
- Caractérisation électrique et modélisation non linéaire de HEMTs GaN en technologie compatible CMOS : évaluation des performances pour la conception de MMIC en bande Ka#142487
- Robust Transceiver Design for SIM-Assisted Integrated Sensing and Covert Communications#1117978
- An Open-Source Standard-Cell Library for IHP 130nm Developed by Students#1078036
Record · ID 946510
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive