arXiv (All)
open access
Robustness of LLM-Generated SystemVerilog Assertions to Semantics-Preserving RTL Transformations
Large language models (LLMs) are increasingly being explored for automating SystemVerilog Assertion (SVA) generation, yet most evaluations report correctness on a single syntactic representation of an input. Such point accuracy does not reveal whether a model's correct output is stable when the same
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- The Universal Abstract LLM Conjecture: Toward a Substrate-Independent Theory of Generative Systems and the Reconstruction of Individual Implementations#718025
- VeriHarness: Scaling Agentic Verification for Long-Horizon Tasks#1155907
- Truth without Belief: Can LLM-Generated Content Satisfy Classical Theories of Truth?#86249
- Scepsy: Serving Agentic Workflows Using Aggregate LLM Pipelines#1105012
- FormalTCS: Benchmarking End-to-End Frontier Formal Theoretical Computer Science Research of Large Language Models#821477
Record · ID 972709
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive