arXiv (All)
open access
Differential Stochastic Simulated Annealing Processor for Fully Connected 2048-Spin Optimization
A 2,048-spin fully connected annealing processor based on differential stochastic simulated annealing (DSSA) is presented as an architectural design in TSMC 28 nm CMOS with a 3 mm x 4 mm post-layout area. The processor closes timing at 500 MHz, integrates a 16 Mb SRAM weight memory, and amortizes st
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Simulated-Annealing Optimization of Mean-Field Parameters in a Correlated-Basis Nuclear Model with Realistic Short-Range Correlations#677384
- Simulated-Annealing Optimization of Mean-Field Parameters in a Correlated-Basis Nuclear Model with Realistic Short-Range Correlations#674187
- Simulated Annealing with a Temperature Dependent Penalty Function.#770916
- Un método híbrido de optimización de topología estructural acloplando simulated annealing y simp (SA-SIMP)#221955
- Kinetic simulated annealing optimization with entropy-based cooling rate#316894
Record · ID 987297
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive