DR-NTU (Digital Repository of NTU)metadata only
A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks
other, advanced encryption standard (aes), asynchronous logic (async-logic) design, delay randomizer, dual-hiding, field-programmable gate array (fpga), side-channel attack (sca)
This document is indexed with metadata only — full text is not available in the archive for this record.
Open the official source ↗
Record · ID 995761
Retrieved via
Conceptio — every document is proof-bundled with source, license, and retrieval metadata.