DR-NTU (Digital Repository of NTU)
metadata only
A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks
Encryption in field-programmable gate array (FPGA) often provides a good security solution to protect data privacy in Internet-of-Things systems, but this security solution can be compromised by side-channel attacks (SCAs). In this article, we present an FPGA-based dual-hiding asynchronous-logic (as
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety#287053
- Stopping Distributed Phishing Attacks#941764
- Improving the Reliability of Anomaly Detection for Encrypted OPC UA Traffic over Private 5G#1077672
- Blockchain-enabled secure authentication and privacy-preserving information sharing in VANETs using adaptive echo state networks and dual trapdoor homomorphic encryption.#455481
- Blockchain-enabled secure authentication and privacy-preserving information sharing in VANETs using adaptive echo state networks and dual trapdoor homomorphic encryption#252128
Record · ID 995761
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive