Spectrum: Concordia University Research Repository
metadata only
Visible synchronization based cache coherence
In large scale machines, thousands of processor cycles, in other words, missed opportunities to issue floating point instructions, may be lost while waiting for a high latency synchronization or memory operation to complete, or a stall in an instruction pipeline to be dealt with. Latency is avoided
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Architectural Support for Coherent Architecturally Visible Storage in Instruction Set Extensions#1100332
- MINIMAL SLOWNESS#1043643
- server timing#68118
- Fragmentation vs Coherence#223300
- Two Speeds of Learning: A Representation-Readout Decomposition of Grokking and Double Descent#229512
Record · ID 1020483
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive