Springer Nature OA
open access
Making SysML State Machines Correct: A Prover Formal Verification Approach
SysML is widely used to model complex systems, including the EULYNX railway interlocking specifications, which aim to standardise interfaces and support interoperability across suppliers. Because interlocking systems are safety-critical, these models require rigorous verification; however, SysML doe
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Formal Assurance for Railway Signalling: Expanding SAT Proof Checking to Certify Z3’s Inequality-Based SMT Proofs for ERTMS#1347985
- Fixed point certificates for reachability and expected rewards in MDPs#1039242
- Formal Verification of Proofs from Automated Theorem Provers for Higher-Order Logic#1051004
- Diversifying to Verify: When Task-Equivalent Programs Differ in Verifiability#361509
- Progression- vs Automata-based Anticipatory Monitoring of LTL over Finite Traces (Extended Version)#1117624
Record · ID 1360673
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive