DataCite
metadata only
Gate-all-around silicon nanowires for hybrid single electron transistor/CMOS applications
Scaling of semiconductor devices has pushed CMOS devices close to fundamental limits. The remarkable success story of Moore's law during the last 40 years, predicting the evolution of electronic device performances related to miniaturization, has always been respected. However, electron device chall
Conceptio Open Archive
Analyze & explore related research in Conceptio
Connect this record directly into your research workflow or AI agent. Explore citations across open repositories, query full text, and export structured proof bundles.
This document is indexed with metadata only: full text is not available in the archive for this record. Open the official source ↗
Related documents
- Nanometer-scale operando electric field mapping in oxide junctions by correlative STEM-EBIC and 4D-STEM#1119160
- Diseño de circuitos VLSI a partir de VHDL#428493
- Exploring the proximity effect of thin tungsten-aluminum films for phonon-mediated kinetic inductance detectors#1355018
- Single address space for 128-bit massively parallel computers#818484
- Design and Modeling of the Charge Readout of a SiMOS Quantum Dot with a Single Electron Transistor and CryoCMOS#793139
Record · ID 1361735
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Retrieved via Conceptio: every document is proof-bundled with source, license, and retrieval metadata.
Bring this data into your agent: Connect via MCP or API · 20 free credits to start · no card required
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive
Read the Docs → · View CLI source on GitHub · Conceptio Open Knowledge Archive